
Lecture 18 Virtual Memory 2

### Reminder: Virtual Memory

- Goal of virtual memory
  - Abstraction of the storage resources of the machine
  - Protection and privacy: Processes cannot access each other's data
- Today's lecture
  - Translation Lookaside Buffer (TLB) for address translation
  - Caches with virtual memory
  - Hierarchical page table
  - Page replacement algorithm
  - Page sharing and memory mapping
  - Copy-on-Write




# Translation Lookaside Buffer (TLB)

Problem: Address translation is very expensive! Each reference requires accessing page table

Solution: Cache translations in TLB

TLB hit TLB miss  $\Rightarrow$  Single-cycle translation






## TLB Designs

- Typically 32-128 entries, 4 to 8-way set-associative
  - Modern processors use a hierarchy of TLBs (e.g., 128-entry L1 TLB + 2K-entry L2 TLB)
- Switching processes is expensive because TLB has to be flushed
  - Alternatively, include process ID in TLB entries to avoid flushing
- Handling a TLB miss: Look up the page table (a.k.a. "walk" the page table). If the page is in memory, load the VPN→PPN translation in the TLB. Otherwise, cause a page fault
  - Page faults are always handled in software
  - But page walks are usually handled in hardware using a memory management unit (MMU)
    - RISC-V, x86 access page table in hardware

## Example: TLB and Page Table

#### Suppose

- Virtual memory of 2<sup>32</sup> bytes
- Physical memory of 2<sup>24</sup> bytes
- Page size is 2<sup>10</sup> (1 K) bytes
- 4-entry fully associative TLB



Pa	g	е
Га	h	



7

9

0

5

3

2


4

1

- 1. How many pages can be stored in physical memory at once? 224/210=214
- 2. How many entries are there in the page table?  $2^{32}/2^{10}=2^{22}$
- 3. How many bits per entry in the page table? (Assume each entry has PPN, resident bit, dirty bit)  $_{14+1+1=16}$
- 4. How many pages does page table take? 2\*222/210=213
- 6. What is the physical address for virtual address 0x1804? What components are involved in the translation? 0x804
- 7. Same for 0x1080
- 8. Same for 0x0FC

#### Address Translation


Putting it all together



November 9, 2023

MIT 6.191 Fall 2023


## Using Caches with Virtual Memory



- FAST: No virtual→physical translation on cache hits
- Problem: Must flush cache after context switch

- Avoids stale cache data after context switch
- SLOW: Virtual→physical translation before every cache access

#### Best of Both Worlds: Virtually-Indexed, Physically-Tagged Cache (VIPT)



OBSERVATION: If cache index bits are a subset of page offset bits, tag access in a physical cache can be done *in parallel* with TLB access. Tag from cache is compared with physical page address from TLB to determine hit/miss.

Problem: Limits # of bits of cache index  $\rightarrow$  can only increase cache capacity by increasing associativity!


November 9, 2023

MIT 6.191 Fall 2023


#### Problem: Linear Page Table Size

- With 32-bit addresses, 4 KB pages & 4-byte PTEs:
  - 2<sup>20</sup> PTEs, i.e, 4 MB page table per process
  - We often have hundreds to thousands of processes per machine... use GBs of memory just for page tables?
- Use larger pages?
  - Internal fragmentation (not all memory in a page is used)
  - Larger page fault penalty (more time to read from disk)
- What about a 64-bit virtual address space?
  - Even 1MB pages would require 2<sup>44</sup> 8-byte PTEs (35 TB!)
- Solution: Use a hierarchical page table

#### **Hierarchical Page Table**



## Hierarchical Page Table: Pros & Cons




- Page table memory is proportional to amount of memory used by process
  - Assume a process only uses 8MB of virtual memory
  - Memory usage:
    - L1: 2<sup>10</sup> entries \* 4 bytes/entry = 4 KB
    - L2: 8MB/4KB = 2<sup>11</sup> pages -> 2 page tables in L2 -> 2 \* 4KB = 8KB
    - Compare to single level: 4MB -> 12KB
- Each page table walk now needs multiple memory accesses
  - But TLBs make page table walks rare

November 9, 2023

# **Multilevel Paging**

- Multilevel Paging: Reduce the size of page tables for a large address space
  - Virtual address is divided into several parts, with each part corresponding to a level in the page table hierarchy.
  - Drawbacks: Increased latency due to multiple page faults
    Page Frame Entries



MIT 6.191 Fall 2023

L18-12

#### Page Table Problems


- Page tables are large
  - Consider the case where the machine offers a 32 bit address space and uses 4 KB pages
    - Page table contains  $2^{32} / 2^{12} = 2^{20}$  entries
    - Assume each entry contains ~32 bits
    - Page table requires 4 MB of RAM per process!
- "Internal" Fragmentation resulting from fixed size pages since not all of page will be filled with data
  - Problem gets worse as page size is increased
- Each data access now takes two memory accesses
  - First memory reference uses the page table base register to lookup the frame
  - Second memory access to actually fetch the value

#### Page Replacement Algorithm

- When physical memory is full, which physical page is the victim to be evicted on a page fault?
- Goal: Minimize page faults and optimize the overall system performance
- Common page replacement algorithms
  - Least Recently Used (LRU):
    - Assumption: The least recently used page is likely to be the least needed in the near future
    - Can be expensive to implement in hardware or software, as it requires maintaining a double linked list or similar data structure to track the access order of pages
  - CLOCK Algorithm:
    - An approximation of the LRU algorithm by evicting not recently used page


## Least Recently Used (LRU)

- Example implementation of LRU: Hash map and double linked list
- Large overhead of maintaining such a large map and list in a system



MIT 6.191 Fall 2023


- CLOCK approximates LRU by finding the not recently used page
  - It maintain a circular list of pages resident in memory
  - Each page has a use bit that is set to 1 when the page is accessed




November 9, 2023

MIT 6.191 Fall 2023

- CLOCK approximates LRU by finding the not recently used page
  - It maintain a circular list of pages resident in memory
  - Each page has a use bit that is set to 1 when the page is accessed




- CLOCK approximates LRU by finding the not recently used page
  - It maintain a circular list of pages resident in memory
  - Each page has a use bit that is set to 1 when the page is accessed




November 9, 2023

- CLOCK approximates LRU by finding the not recently used page
  - It maintain a circular list of pages resident in memory
  - Each page has a use bit that is set to 1 when the page is accessed



- CLOCK approximates LRU by finding the not recently used page
  - It maintain a circular list of pages resident in memory
  - Each page has a use bit that is set to 1 when the page is accessed



November 9, 2023

#### **Pros and Cons**

- LRU Algorithm:
  - Pros: A good approximation of the optimal page replacement algorithm.
  - Cons: LRU can be expensive to implement in hardware or software, as it requires maintaining a list or similar data structure to track the access order of pages.
- CLOCK Algorithm:
  - Pros: More efficient to implement than LRU, only requires a circular buffer and a single reference bit per page
  - Cons: It does not maintain a precise ordering of pages based on access times

## Trade-off of Different Page Sizes


- Different page sizes introduce different trade-off for
  - Size of page tables
    - Smaller page size -> larger page table
  - #page fault with applications
    - Smaller page size -> more page fault
  - Internal fragmentation
    - Smaller page size -> less internal fragmentation
  - Time to start a process
    - Smaller page size -> quicker time to start small process
  - TLB coverage/TLB miss rate
    - Smaller page size -> low coverage and higher TLB miss rate
- General trend toward larger pages: 512 B -> 64KB (1978 -> 2000)

## Page Sharing

- Sharing pages allows mapping multiple pages to the same physical page
- Useful in many circumstances
  - Multiprocessing applications that need to share data.
  - Sharing read only data for applications, OS, etc.


## Page Sharing and Memory Mapping

- Process1 creates shared memory object with shm\_open()
- Map the shared memory object to its virtual memory with mmap()



## Page Sharing and Memory Mapping

- Process2 accesses the shared memory object with the name
- Map the shared memory object to its virtual memory
  - Note: the virtual memory addresses can be different for process 1 and 2.




## Copy-on-Write

- Copy-on-Write (COW)
  - Process1 and Process2 initially share the same pages
  - Only copy page if one of the processes wants to modify some page
  - Pros:
    - Fast process creation
    - Efficient memory usage: Processes may share most data (e.g., .text code segment)
  - Cons:
    - Increase system complexity

#### Copy-on-Write: Example

- Process1 creates a child process
  - The child process gets a copy of the parent's page table
  - All pages now are read-only
  - Both processes can access the same copy of physical memory




November 9, 2023

MIT 6.191 Fall 2023

#### Copy-on-Write: Example


- What if the child process writes the page?
  - Protection fault
    - OS copies the page and maps is to the child's page table
  - Child process modifies its private copy



November 9, 2023

#### Copy-on-Write: Example

- What if the parent process writes the page?
  - Protection fault
    - OS copies the page and maps is to the parent's page table
  - Each process modifies its private copy!



November 9, 2023

#### **Protection and Isolation**

- Valid page
  - Check access rights (R, W, X) against access type
    - Generate physical address if allowed
    - Generate a protection fault if illegal access
- Invalid page
  - Page is not currently mapped and a page fault is generated
- Faults are handled by the operating system
  - Protection fault is often a program error and the program should be terminated
  - Page fault requires that a new frame be allocated, the page entry is marked valid, and the instruction restarted
- Page table has mapping from physical address to virtual address and tracks used pages

#### Summary

- TLBs make paging efficient by caching the page table
- Trade-off of different page sizes
  - Size of page table, #page fault, fragmentation, TLB coverage (TLB miss rate)
- Hierarchical page table
  - Page table memory is proportional to the amount of memory used by process
- Page replacement algorithms:
  - LRU: A good approximation of the optimal page replacement algorithm
  - CLOCK: A more efficient to implementation than LRU
- Page sharing and copy-on-write
  - Pages can be shared by processes

#### Thank you!

#### Next lecture: I/O and Exceptions

November 9, 2023

MIT 6.191 Fall 2023

L18-32