# Software-Hardware Contract for Side Channel Defenses

Mengjia Yan

Spring 2024





#### **Attack Examples**

Example #1: termination time vulnerability

```
def check_password(input):
```

```
size = len(password);
```

```
for i in range(0,size):
    if (input [i] == password[i]):
        return ("error");
```

```
return ("success");
```

Example #2: RSA cache vulnerability

```
for i = n-1 to 0 do
    r = sqr(r)
    r = r mod n
    if e<sub>i</sub> == 1 then
        r = mul(r, b)
        r = r mod n
    end
end
```

Example #3: Meltdown

```
.....
Ld1: uint8_t secret = *kernel_address;
Ld2: unit8_t dummy = probe_array[secret*64];
```

#### Who to blame? Who to fix the problem?



#### **These Attacks Break SW-HW Contract**



### **Software Developer's Problem**



Software developers need to write software for devices with unknown design details.

>> How can I know whether the program is secure running on different devices?







#### **Hardware Designer's Problem**





Hardware designers need to design processors for arbitrary programs.

>> How to describe what kind of programs can run securely on my device?

## **Example: Termination Time Vulnerability**

• How to fix it?

```
def check_password(input):
```

```
size = len(password);
```

```
for i in range(0,size):
    if (input [i] != password[i]):
        return ("error");
```

```
return ("success");
```

Make the computation time **independent** from the secret (password)

#### **Non-Interference Example**



- Intuitively: not affecting
- Any sequence of **low** inputs will produce the same **low** outputs, regardless of what the **high** level inputs are.

#### **Non-Interference: A Formal Definition**

• The definition of noninterference for a deterministic program P

 $\forall M1, M2, P$   $M1_{L} = M2_{L} \land (M1, P) \rightarrow^{*} M1' \land (M2, P) \rightarrow^{*} M2'$   $\implies M1'_{L} = M2_{L}'$ 

#### **Non-Interference for Side Channels**

• The definition of noninterference for a deterministic program P

$$\forall M1, M2, P$$

$$M1_{L} = M2_{L} \land (M1, P) \xrightarrow{\mathbf{01}}{}^{*} M1' \land (M2, P) \xrightarrow{\mathbf{02}}{}^{*} M2'$$

$$\implies \mathbf{01} = \mathbf{02}$$

What should be included in the observation trace?

Instruction completion time Addresses issued to the memory systems (for both data and instruction)

## **Understand the Property**



Consider input as part of M

- $\mbox{ \bullet }$  What is  $M_L$  ?
- What is  $M_H$  ?
- What is 0 ?

```
def check_password(input):
    size = len(password);
    for i in range(0,size):
        if (input [i] == password[i]):
            return ("error");
    return ("success");
```

## **Constant-Time Programming**

Think about whether the statement below is true or false.

- For any public inputs, secret values, and machines, a program always takes the same amount of time to execute.
- For any public inputs, secret values, a program always takes the same amount of time when executing on the same machine.
- For any secret values, a program always takes the same amount of time for the same public input when executing on the same machine.
- For any secret values, a program always takes the same amount of time for the same input when executing on the same machine, and this holds for arbitrary public inputs.

# Data-oblivious/Constant-time programming

- How to deal with conditional branches/jumps?
- How to deal with memory accesses?
- How to deal with arithmetic operations: division, shift/rotation, multiplication?

For details on real-world constant-time crypto, check this out: https://www.bearssl.org/constanttime.html Your Code

Compiler

Hardware

```
def check_password(input):
```

```
size = len(password);
```

```
for i in range(0,size):
    if (input [i] != password[i]):
        return ("error");
```

```
return ("success");
```



```
def check_password(input):
    size = len(password);
    dontmatch = false;
    for i in range(0,size):
        if (input [i] != password[i]):
            dontmatch = true;
    return dontmatch;
```

```
def check_password(input):
    size = len(password);
    dontmatch = false;
    for i in range(0,size):
        if (input [i] != password[i]):
            dontmatch = true;
return dontmatch;

def check_password(input):
    size = len(password);
    dontmatch = false;
    for i in range(0,size):
        dontmatch |= (input [i] != password[i])
    return dontmatch;
```

# **Real-world Crypto Code**



#### Compare two buffers x and y, if match, return 0, otherwise, return -1.

#### **Another Example**

From the "donna" Curve25519 implementation

```
for (i = 0; i < 5; ++i)
{
    if (swap) {
        tmp = a[i];
        a[i] = b[i];
        b[i] = tmp;
    }
}</pre>
```

```
for (i = 0; i < 5; ++i) {
    const limb x = swap & (a[i] ^ b[i]);
    a[i] ^= x;
    b[i] ^= x;
}</pre>
```

swap is a mask, either 0 or 0xFFFFFFF

## **Eliminate Secret-dependent Branches**

- Be a master of bitmask operations
- An instruction: **cmov**\_
  - Check the state of one or more of the status flags in the EFLAGS register (cmovz: moves when ZF=1)
  - Perform a move operation if the flags are in a specified state
  - Otherwise, a move is not performed (as if a NOP) and execution continues with the instruction following the cmov instruction

#### **Conditional Branches**

if (secret) x = e
 What do we assume
 about the hardware here?
 (Hint: there are two.)

test secret, secret // set ZF=1 if zero
cmovz r2, r1 // r2 for x, r1 for e

#### **More Conditional Branches**



Potential problems:

- What if we have nested branches?
- What if when secret==0, f1 is not executable,
   e.g., causing page fault or divide by zero?
- What if f1 or f2 needs to write to memory, perform IO, make system calls?

#### **Memory Accesses**

#### a = buffer[secret]

```
➡
```

```
for (i=0; i<size; i++)
{
    tmp = buffer[i];
    xor secret, I //set ZF
    cmovz a, tmp
}</pre>
```

- Performance overhead.
- Techniques such as ORAM can reduce the overhead when the buffer is large

# **An Optimization**

• We can reduce the redundant accesses by only accessing one byte in each cache line.



### **OpenSSL Patches Against Timing Channel**



CacheBleed, an attack leaks SSL keys via L1 cache bank conflict.

Yarom et al. CacheBleed: A Timing Attack on OpenSSL Constant Time RSA. https://faculty.cc.gatech.edu/~genkin/cachebleed/index.html

### **Arithmetic Operations**

#### Subnormal floating point numbers





#### **The Problem and A Solution**



Rane et al. Secure, Precise, and Fast Floating-Point Operations on x86 Processors. USENIX'16

## Single Instruction Multiple Data (SIMD)

# C code	# Scalar code	# Vector code
for (i=0; i<64; i++)	LI R4, 64	LI VLR, 64
C[i] = A[i] + B[i];	loop:	LV V1, R1
	L.D F0, 0(R1)	LV V2, R2
	L.D F2, 0(R2)	ADDV.D V3, V1, V2
	ADD.D F4, F2, F0	SV V3, R3
	S.D F4, 0(R3)	
	DADDIU R1, 8	
	DADDIU R2, 8	
	DADDIU R3, 8	
	DSUBIU R4, 1	
	BNEZ R4, loop	

#### **SIMD Hardware Implementation**

# Vector code							
LI	VLR,	, 64	//]	Leng	th		
LV	V1,	R1	//	vec	1		
LV	V2,	R2	//	vec	2		
	DV.D	V3,	<b>V1</b>	, V2			
SV	V3,	R3					

Example: 4 pipelined functional units

A[24]	B[24]	A[25]	B[25] A[2	6] B[26]	A[27]	B[27]
A[20]	B[20]	A[21]	B[21] A[2	2] B[22]	A[23]	B[23]
A[16]	B[16]	A[17]	B[17] A[1	8] B[18]	A[19]	B[19]
A[12]	B[12]	A[13]	B[13] A[1	4] B[14]	A[15]	B[15]



#### **Make Floating-Point Constant Time**

What do we assume about the hardware here?

Parameters for Selected the actual subnormal computation numbers

#### Hardware Assumption:

- 1. The selected subnormal number takes the maximum length
- 2. SIMD returns only if the slowest lane finishes



# How shall we proceed?

- The key problem:
  - No explicitly SW-HW contract for timing
  - SW developers derive hardware assumptions from *existing attacks* and impose **implicit** assumptions on the hardware.
- Some incoming efforts:
  - ARM Data Independent Timing (DIT)
  - Intel Data Operand Independent Timing (DOIT)

ARM DIT: https://developer.arm.com/documentation/ddi0601/2020-12/AArch64-Registers/DIT--Data-Independent-Timing Intel DOIT: https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/best-practices/dataoperand-independent-timing-isa-guidance.html

# So far, we have not discussed how to deal with speculation...

