# More Side Channel Defenses: A Cat-and-Mouse Game

Mengjia Yan

Spring 2024





## **Recall Spectre v2 (BTB Injection)**





# **Deployed Hardware Fixes: eIBRS**

**elBRS stands for** Enhanced Indirect Branch Restricted Speculation => Isolate BTB entries across privilege levels.

"x" indicates which branch injection attack vectors should be prevented.





**Branch Target Buffer (BTB)** 

Barberis et al. Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks. USENIX'22 https://www.vusec.net/projects/bhi-spectre-bhb/

# **Examine the Security Property**

What do we mean by isolation?



- Property #1:
  - Kernelspace indirect branches do not use branch target inserted by userspace code.
- Property #2 (non-interference):
  - Userspace code does not interfere with Kernelspace indirect branch predictions.





#### **How Does BTB Actually Work?**



# **Branch History Injection**



## A Detour: Consequences due to Retpoline

Before retpoline	jmp *%rax
	<pre>call set_up_target (1) capture_spec: (4) pause</pre>
After retpoline	lfence jmp capture_spec
	set_up_target: mov %rax, (%rsp) (2) ret (3)

https://support.google.com/faqs/answer/7625886



## **Takeaway Messages**

- Goal: communicate security property achieved by hardware defenses
  - The bad example: eIBRS -> unclear what exactly isolation mean...
- Alternative approaches:
  - Approach 1: Show SW people all the HW implementation details



• Approach 2: define new SW-HW contracts



# **SW-HW Contracts for Secure Speculation**





### **Attempt #1: Make Speculation Invisible**

- Idea: make speculative executed instructions' microarchitecture effects invisible by the attacker
- Examine program examples

Secure if using invisible speculation?

Do they follow constant-time programming?

# **Speculative Non-interference**

#### Some notations

- *P*: a deterministic program
- *M*<sub>pub</sub>: public memory and inputs
- *M<sub>sec</sub>* : secret memory and inputs
- *O*: microarchitecture observation (traces)
- Property:
  - if the SW does not leak under the constant-time programming model
  - then the HW should ensure no more secrets leaked under speculation

Execute program sequentially,  $\forall P, M_{pub}, M_{sec}, M'_{sec},$ monitor memory addresses.  $O_{sea}(P, M_{pub}, M_{sec}) = O_{seq}(P, M_{pub}, M'_{sec})$ IF Execute program **speculatively**, THEN  $O_{spec}(P, M_{pub}, M_{sec}) = O_{spec}(P, M_{pub}, M'_{sec})$ monitor memory addresses.

Hardware-Software Contracts for Secure Speculation; Guarnieri et al; S&P'19

#### Scheme #1: DoM





InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy; Yan et al; MICRO'18

## **Speculative Interference Attack**

- Younger speculative loads interfere with older bound-to-commit loads.
- Many other contention structures: non-pipelined ALU, cache port, bank contention, network-on-chip, etc.





# GhostMinion

#1: Invisible Speculation

#2: Prioritize Older Instructions through Timestamps



GhostMinion: A Strictness-Ordered Cache System for Spectre Mitigation; Ainsworth; MICRO'21

#### **New Attack Variant**

#### GhostMinion prioritizes smaller timestamps



Original speculative interference attack



New attack variant

#### Summary: The Cat-and-Mouse Game



# **More Contracts**





#### **Attempt #2: Relax the Security Property**

Idea: only protect speculatively loaded data



# **STT and NDA Designs**

• Draw on the board

# **Understand the Property/Contract**

**Speculative non-interference:** HW that can protect constant-time programs.



Can also be used to describe the case for protecting software sandboxing...



#### **Summary of SW-HW Contracts**

$$\forall P, M_{pub}, M_{sec}, M'_{sec}, \\ IF \quad O_{seq}(P, M_{pub}, M_{sec}) = O_{seq}(P, M_{pub}, M'_{sec}) \\ THEN \quad O_{spec}(P, M_{pub}, M_{sec}) = O_{spec}(P, M_{pub}, M'_{sec}) \\ Describe what SW needs to achieve for only the SW that satisfies the IF statement \\ Describe what Figure 1 and the second statement and the seco$$

- The payoff: we can check security properties for SW and HW independently
- Ongoing research: How to check and design according to these properties?

# **Next: Paper Discussion**

For presenters: 12 min per presentation. If you run out of time, you will be interrupted and end up not finishing your presentation.

For the rest: please come to the class on time and participate in the Q&A.



