# Hardware Bugs and Fuzzing

Mengjia Yan Spring 2024

sysret slides credit: Will Liu (MIT)





### What is Errata?

#### 8<sup>th</sup> and 9<sup>th</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processor Family

**Specification Update** 

Supporting 8<sup>th</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processor Families for S/H/U Platforms, formerly known as Coffee Lake

Supporting 9<sup>th</sup> Generation Intel<sup>®</sup> Core™ Processor Families Processors for S/H Platforms, formerly known as Coffee Lake Refresh

November 2019

**Revision 002** 

It is a compilation of device and document errata and specification clarifications and changes, which is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

**Errata** are design defects or errors. Errata may cause the processor's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

## **Errata Table Example**

#### 3.2 **Errata Summary Information Table 4-3. Errata Summary Table Processor Line / Stepping** S н U ID Title **Reported Memory Type May Not Be Used to Access the VMCS and** 001 **Referenced Data Structures** 00: Bits 53:50 of the IA32\_VMX\_BASIC MSR report the memory type that the processor uses to access the VMCS and data structures referenced by pointers in the VMCS. Problem Due to this erratum, a VMX access to the VMCS or referenced data structures will 002 instead use the memory type that the memory-type range registers (MTRRs) specify for the physical address of the access. 003 Bits 53:50 of the IA32\_VMX\_BASIC MSR report that the write-back (WB) memory Implication type will be used, but the processor may use a different memory type. 004 Software should ensure that the VMCS and referenced data structures are located at Workaround physical addresses that are mapped to WB memory type by the MTRRs. Status For the steppings affected, refer the Summary Table of Changes.

### **More Errata**

#### 

<b>Revision Guide for</b>	ľ
AMD Family 10h	
Processors	

Publication # 41322	Revision: 3.92
Issue Date: March 2012	

Advanced Micro Devices 🛃

https://www.amd.com/system/files/TechDocs/41322\_10h\_

Occasionally, AMD identifies product errata that cause the processor to deviate from published specifications. Descriptions of identified product errata are designed to assist system and software designers in using the processors described in this revision guide. This revision guide may be updated periodically.

#### 298 L2 Eviction May Occur During Processor Operation To Set Accessed or Dirty Bit

#### Description

The processor operation to change the accessed or dirty bits of a page translation table entry in the L2 from 0b to 1b may not be atomic. A small window of time exists where other cached operations may cause the stale page translation table entry to be installed in the L3 before the modified copy is returned to the L2.

In addition, if a probe for this cache line occurs during this window of time, the processor may not set the accessed or dirty bit and may corrupt data for an unrelated cached operation.

#### **Potential Effect on System**

One or more of the following events may occur:

- Machine check for an L3 protocol error. The MC4 status register (MSR0000\_0410) is B2000000\_000B0C0Fh or BA000000\_000B0C0Fh. The MC4 address register (MSR0000\_0412) is 26h.
- Loss of coherency on a cache line containing a page translation table entry.
- Data corruption.

#### Suggested Workaround

BIOS should set MSRC001\_0015[3] (HWCR[TlbCacheDis]) to 1b and MSRC001\_1023[1] to 1b. 4

In a multiprocessor platform, the workaround above should be applied to all processors regardless of



### **Errata Statistics**

![](_page_5_Picture_1.jpeg)

The Core-i7 processor with integrated graphics card in 2012 with 1,400M Transistors

#### 4 years; 136 errata; 3 bugs/month

SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs; Hicks et al; ASPLOS'15 https://github.com/impedimentToProgress/specs A **4-fold increase** in bugs in Intel processor designs **per generation**. Approximately 8000 bugs designed into the Pentium 4 ('Willamette')

from https://www.cl.cam.ac.uk/~jrh13/slides/nijmegen-21jun02/slides.pdf

## Outline

- Hardware Bug Examples
  - How do they look like? The discovery process? Impact?
  - #1: The famous Pentium FDIV bug
  - #2: SYSRET 64-bit OS privilege escalation vulnerability on Intel CPU
  - #3: Branch history injection attack
- How to discover hardware bugs?
  - Manual efforts, testing
  - Fuzzing
  - Formal verification (next lecture)

## **Bug #1: Pentium FDIV Bug**

- What is the specification for floating-point computation?
  - Floating is encoded as  $(1 + f) \times 2^e$ ,  $0 \le f < 1, e \in Z$
  - Example:  $1/10 = 1.9999 \dots 9a \times 2^{-4}$  (in hexadecimal)
  - We always have errors when doing floating-point computation, because we have limited number of bits for each floating number
- The specification allows error to occur after bit  $\boldsymbol{x}$

	Single	Double	Extended
	precision	precision	precision
Word size in bits	32	64	80
Bits for <i>f</i>	23	52	63
Bits for <i>e</i>	8	11	15
Relative accuracy	$2^{-23} \approx 1.2 \cdot 10^{-7}$	$2^{-52} \approx 2.2 \cdot 10^{-16}$	$2^{-63} \approx 1.1 \cdot 10^{-19}$
Approximate range	$2^{\pm 127} \approx 10^{\pm 38}$	$2^{\pm 1023} \approx 10^{\pm 308}$	$2^{\pm 16383} \approx 10^{\pm 4964}$

The Pentium FDIV bug: see errors much earlier than the expected x bits

The computational aspects of the Pentium affairs. Coe et al. IEEE 1995 https://people.cs.vt.edu/~naren/Courses/CS3414/assignments/pentium.pdf

# The Discovery Process #1: Nicely's Prime

- Thomas Nicely, a mathematics professor, tried to compute reciprocal of prime numbers: p = 824, 633, 702, 441
- The correct result:

 $1/p = 1.212659629408667 \times 10^{-12}$ 

- But the new Pentium processor gives:  $1/p = 1.212659624891158 \times 10^{-12}$
- Took him four months to confirm the problem was NOT in his program -> math libraries -> compilers -> operating system, but in the hardware

![](_page_8_Picture_6.jpeg)

Differ after

the 9th digit

## The Discovery Process #2: Kaiser's List

#### • Andreas Kaiser, a computer consultant

• Generate 25 *billion* random integers and checked the accuracy of the computed reciprocals. 23 are incorrect.

3221224323	-	1.7ffff70600000		2 <sup>31</sup>
12884897291	=	1.7ffff70580000		2 <sup>33</sup>
206158356633	=	1.7ffff704c8000		2 <sup>37</sup>
824633702441	=	1.7fffff7052000	•	2 <sup>39</sup>
1443107810341	÷	1.4fffedac25000	•	240
6597069619549	=	1.7fffff7057400		2 <sup>42</sup>
9895574626641	÷	1.1fffc6bc2a200	•	2 <sup>43</sup>
13194134824767	=	1.7ffff704e7e00		2 <sup>43</sup>
26388269649885	÷	1.7ffff704fdd00	•	244
52776539295213	Ξ	1.7ffff7046f680		2 <sup>45</sup>

Patterns?

- Many are started with 1.7*fff*
- In another word, the first 20 bits after the leading bit have to be a single zero, followed by at least 19 ones

### The Discovery Process #3: Coe's Ratio

• Tim Coe, electrical engineer, has designed floating-point chips •  $\frac{4,195,835}{3,145,727} = 1.33382044 \dots$  (correct) 1.33373906... (Pentium)

![](_page_10_Figure_2.jpeg)

The erorrs involve y/x where x and y's bit patterns conspire to excite the bug at an early stage in the division.

Differ after

the 4th digit

## **Bug Explanation: FDIV**

![](_page_11_Figure_1.jpeg)

A combination of trial and error, experience, pattern matching and luck.

• Old processors: choose quotient from 0, 1

- Faster <u>Sweeney, Robertson, and Tocher</u> (SRT) algorithm Radix-4:
  - Choose quotient from 0, +1, -1, +2, -2;
  - If the current quotient is incorrectly chosen, we can recover it from the next iteration
  - Guess the quotient based on the first few digits => use a 2D table to lookup

## **Bug Explanation: SRT Table**

first 5 bits of the divisor 5.375 0101.011 8/3) 5.25 0101.010 first 7 bits of 0101.001 5.125 5.0 0101.000 the remainder 4.875 0100.111 4.75 0100.110 4.625 0100.101 4.5 0100.100 4.375 0100.011 4.25 0100.010 4.125 0100.001 4.0 0100.000 3.875 0011.111 3.75 0011.110 0011.101 3.625 3.5 0011.100 2 275 0011 01

- 2048 cells in total
- 1066 cells in use
- 5 cells are not initialized
- When the bug will be triggered?

![](_page_12_Figure_6.jpeg)

# How Frequently the bug can be triggered?

- Intel: an average spreadsheet user could encounter this flaw once in every 27,000 years, assuming 1,000 divisions per day.
- IBM: suspended sales of Pentium-based models and said it is as many as 20 mistakes per day.
- Who actually got affected?
  - Normal users?
  - Wall street? Financial pre-diction programs? Did the Pentium bug flip a trading decision from buy to hold to sell?
  - Difficult to calibrate

# **Consequences/Impacts**

- Intel's bad responses
  - Conditional replacement (customers need to claim they do get influenced by the bug) → disastrous press
  - No-questions-asked replacement → \$475M cost in 1994, 10% replacements
- Potential long-term impact:
  - Random test is not be a good idea. Exhaustive test has scalability problem.
  - A marked increase in the use of formal verification and number theory in hardware design

#### Some humor for you:

\_\_\_\_\_

Q: How many Pentium designers does it take to screw in a light bulb? A: 1.99904274017, but that's close enough for non-technical people.

Q: What do you get when you cross a Pentium PC with a research grant? A: A mad scientist.

Do you think it bothers x86 users that the 486 is a functional upgrade to the Pentium?

In response to the Pentium bug, PowerMac officials have announced that they will be adding the control panel "Pentium Switcher" that allows users to decide whether the PowerMac should emulate pre-Pentium or post-Pentium FDIV behaviour.

#### TOP TEN NEW INTEL SLOGANS FOR THE PENTIUM

9.9999973251 It's a FLAW, Dammit, not a Bug
8.9999163362 It's Close Enough, We Say So
7.9999414610 Nearly 300 Correct Opcodes
6.9999831538 You Don't Need to Know What's Inside
5.9999835137 Redefining the PC--and Mathematics As Well
4.9999999021 We Fixed It, Really
3.9998245917 Division Considered Harmful
2.9991523619 Why Do You Think They Call It \*Floating\* Point?
1.9999103517 We're Looking for a Few Good Flaws
0.999999998 The Errata Inside

http://davefaq.com/Opinions/Stupid/Pentium.html#glitch

## Bug #2: A SYSRET Bug

64-bit x86 instruction set: AMD64, Intel 64

SYSCALL

- HW transits from user mode to kernel mode
- Save the userspace next-PC to the RCX register

![](_page_15_Figure_5.jpeg)

• Restore the userspace next-PC from the RCX register

A Stitch In Time Saves Nine: A Stitch In Time Saves Nine: A Case Of Multiple OS Vulnerability; Rafal Wojtczuk; BlackHat, 2012 Model Checking to Find Vulnerabilities in an Instruction Set Architecture; Bradfield et al; HOST'16

### **Two Different Specifications for SYSRET**

![](_page_16_Figure_1.jpeg)

Order is

## **SYSRET Vulnerability**

![](_page_17_Figure_1.jpeg)

If RCX holds a non-canonical address, the SYSRET will generates a #GP (general protection fault) Canonical means that given 48-bit virtual address space, the high 16 bits (bits 63-48) of a virtual address have same value as bit 47.

## How SYSRET is used in kernel code?

• What do we do before we transition from kernelspace to userspace?

movq RCX(%rsp), %rcx movq RIP(%rsp), %r11 cmpq %rcx, %r11 /\* SYSRET requires RCX == RIP \*/ jne swapgs\_restore\_regs\_and\_return\_to\_usermode

At this point, all the registers are user-controlled (attacker-controlled)

![](_page_18_Picture_4.jpeg)

https://elixir.bootlin.com/linux/latest/source/arch/x86/entry/entry\_64.S

### **SYSRET Attack on Intel Processors**

![](_page_19_Figure_1.jpeg)

Before executing SYSRET, all registers have been restored using usermode context

Assume rip points to kernel stack and start using it --> can **overwrite kernel data** 

## Longtime Intel x86 OS Bug

![](_page_20_Figure_1.jpeg)

## **Exploiting Sysret on Linux in 2023**

![](_page_21_Figure_1.jpeg)

#### It's not a bug, it's a feature

#### Description

SYSRET is a compan code at privilege leve size, SYSRET remain ters are loaded.

Operation		
IF (CS.L $\neq$ 1 ) or (IA32_EFER.LMA $\neq$ 1) or (IA32 (* Not in 64-Bit Mode or SYSCALL/SYSRET no THEN #UD; FI; IF (CPL $\neq$ 0) THEN #GP(0); FI;	2_EFER.SCE $\neq$ 1) t enabled in IA32_EFER *)	
IF (operand size is 64-bit) THEN (* Return to 64-Bit Mode *) IF (RCX is not canonical) THEN #GP(0 RIP := RCX; ELSE (* Return to Compatibility Mode *) RIP := ECX; FI; RFLAGS := (R11 & 3C7FD7H)   2;	); (* Clear RF, VM, reserved bi	ts; set bit 1 *)
IF (operand size is 64-bit) THEN CS.Selector := IA32_STAR[63:48]+1 ELSE CS.Selector := IA32_STAR[63:48];	16;	
CS.Selector := CS.Selector OR 3;	(* RPL forced to 3 *)	
(* Set rest of CS to a fixed value *)		1
CS.Base := 0;	(* Flat segment *)	
CS.Limit := FFFFFH;	(* With 4-KByte granularity	, implies a 4-GByte limit *)
CS.Type := 11;	(* Execute/read code, acces	ssed *)
CS.S := 1;		
CS.DPL := 3;		
CS.P := 1;		
IF (operand size is 64-bit)		
THEN (* Return to 64-Bit Mode *)		

OS system-call handler to user om R11.<sup>1</sup> With a 64-bit operand only the low 32 bits of the regis-

#### It's not a bug, it's a feature

Intel claims that this vulnerability is a software implementation issue, as their processors are functioning as per their documented specifications. However, software that fails to take the Intel-specific SYSRET behavior into account may be vulnerable.

https://www.kb.cert.org/vuls/id/649219

## Who to blame?

- Intel claims it is not an errata
  - Errata are design defects or errors that may cause ... behavior to deviate from published specifications.
  - This behavior is consistent with Intel's specification
  - So the problem is the specification is incorrect
- Intel SDM (software development manual) 3400 pages. We cannot assume the specification is always correct.
- Research question: how can we know the ISA specification is correct?
  - Some research efforts to verify ISA specification

## The Sail ISA specification language

![](_page_25_Figure_1.jpeg)

https://github.com/rems-project/sail

# **Bug #3: elBRS Vulnerability**

- Recap Spectre v2
- elBRS: Enhanced Indirect Branch Restricted Speculation. Advertised as a mitigation against Spectre v2.

#### **Branch Target Buffer (BTB)**

![](_page_26_Figure_4.jpeg)

Barberis et al. Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks. USENIX'22 https://www.vusec.net/projects/bhi-spectre-bhb/

## **Recap the Problem: Branch History Injection**

![](_page_27_Figure_1.jpeg)

28

### Summary

![](_page_28_Figure_1.jpeg)

![](_page_28_Picture_2.jpeg)

Bugs in the specification

![](_page_28_Picture_4.jpeg)

Vague specification

- Next: How to find hardware bugs?
  - Get ideas from the software

# **Software Bugs Hunting/Fixing**

- Approach 1: Manual effort
  - Hire a lot of experts and stare at the code
  - Regression test  $\rightarrow$  but need to be updated
- Approach 2: How about randomly generating test cases?
  - Fuzzing
- Approach 3: Formal verification

![](_page_29_Picture_7.jpeg)

# Fuzzing

![](_page_30_Picture_1.jpeg)

![](_page_30_Picture_2.jpeg)

## **Fuzzing In A Nutshell**

- Automatic generate test examples
- 1999, Alan Cox at University of Wales discovered a vulnerability in Linux kernel by simply running a proram generating random input and feed into the kernel
- Crash is generated by assertions/specifications
- Simple yet effective
- Industry standard

![](_page_31_Figure_6.jpeg)

# **Fuzzing Components**

![](_page_32_Figure_1.jpeg)

- Random seeds
  - Sometimes need formatted inputs, e.g., PDF reader
- A criteria to check whether the outcome is as expected or not.
  - Specification
  - Security invariant (paper discussion SPECS)
  - Assertions (address sanitizer)
- Heuristics for generating new tests => feedback loop for better efficiency

# **Types of Fuzzing**

- Blackbox
- Greybox
- Whitebox

![](_page_33_Picture_4.jpeg)

Col	lecte	ed co	overa	age:			
1	6	2	6	0	2	1	7

From Blackbox Fuzzing to Whitebox Fuzzing towards Verification; Patrice Godefroid; Microsoft Research

## **Example: Hidden Instructions**

- Hidden instructions: secret instructions that give backdoor or powerful access to processor internals
- Secret processor functionality: Appendix H
- An example:
  - Pentium FOOF bug, an invalid instruction freezes the cpu, discovered in 1997
  - A Ring 3 process can DOS (denial of service) a process
  - The invalid instruction encoding is: **F0 OF C7 [C8–CF]**

### **Search for Hidden Instructions**

![](_page_35_Figure_1.jpeg)

Valid instructions (in spec)

Invalid instructions (#UD exception, invalid opcode)

Hidden instructions (not in spec,

**ISA** specification:

but can execute, no #UD exception)

		Та	ble A-2. One	-byte Opcode	e Map: (00H –	- F7H) *		
	0	1	2	3	4	5	6	7
0		•	AD	D	•		PUSH	POP
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	ES <sup>104</sup>	ES <sup>104</sup>
1	ADC						PUSH	POP
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	SS <sup>104</sup>	SS <sup>104</sup>
2	AND SEG=ES				DAA <sup>i64</sup>			
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
3	XOR SEG					SEG=SS	AAA <sup>i64</sup>	
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
4	INC <sup>i64</sup> general register / REX <sup>o64</sup> Prefixes							
	eAX REX	eCX REX.B	eDX REX.X	eBX REX.XB	eSP REX.R	eBP REX.RB	eSI REX.RX	eDI REX.RXB

## **Challenges #1: Detect Hidden Instruction**

![](_page_36_Figure_1.jpeg)

#### Valid instructions (in spec)

Invalid instructions (#UD exception, invalid opcode)

How to capture this case? How to capture this case? How to capture this case?

# **Challenges #2: Large Space**

- CISC: Variable length instructions
  - One-byte instruction:  $0 \times 40 \rightarrow inc eax$
  - 15-byte instruction: 2e67f048 818480 23df067e 89abcdef ->
    lock add qword cs:[eax + 4 \* eax + 07e06df23h], 0efcdab89h
  - Worst-case exhaustive search: 256^15
- Observation: the meaningful bytes of an x86 instruction impact either its length or its exception behavior
- A potential solution: depth-first search

OF 6A 60 6A 79 6D C6 02 ...

## **Challenges #3: Measure Instruction Length**

#### • Trap flag

- Execute an instruction, set PC to the next instruction, and go to trap handler
- Inside the trap hander, observe instruction length
- How to deal with privilege instructions?
  - Trap in user space. Will not advance the PC
- A potential solution: page fault analysis

![](_page_38_Figure_7.jpeg)

A page fault means the instruction length is longer than guessed

# **Engineering Efforts to Survive**

- Hack the kernel to hook page fault handler to catch the instruction
- Hack various fault handler inside the kernel in case the the hidden instruction traps
- A lot more...
  - watch the talk, learn in the system programming recitation and the fuzzing lab

https://www.youtube.com/watch?v=KrksBdWcZgQ

## SandSifter and Findings

	<b>r</b>	retf		
		sbb	byte ptr [edi], ah	
		in		
		les	ecx, ptr [ecx]	
	5	mov	dword ptr [0x141a1726], eax	
	5	shr	byte ptr [esi - 0x4fc2db6c], 0xfa	c0ac94243db01a8%1dec8303
	1	push	esi	
	1	XOL	eax, 0xdlaa9221	
		1nc	ecx	
V: 1	1	adc	dword ptr [esi + 0x46], 0x2084b8d1	
1: 1	1	100	8x15	
51	5	jmp	6x15	
	2	push	ebp	
		stosb	byte ptr.es:[edi], al	
	5	scasd	eax, dword ptr es:[edi]	
	L.	stosd	dword ptr es:[edi], eax	
	÷	imul	esp, dword ptr [edx + ecx*4 - 0x17], -0x75	
	ε.	insd	dword ptr es:[edi], dx	
		(unk)		
		xlatb		3ed729c7ade1738add527d4c
		# 318,485		

#### 71625/s

- Hidden instructions across Intel and AMD processors
- Software bugs in disassemblers, such as IDA, objdump, VS, etc.
- Hardware errata, something like FOOF

Breaking the x86 ISA, Christopher Domas; Blackhat'17 https://www.youtube.com/watch?v=KrksBdWcZgQ

## **More Hardware Fuzzing Examples**

• Zenbleed: found a CPU bug via post-silicon fuzzing

<pre>movnti [rbp+0x0],ebx</pre>	movnti [rbp+0x0],ebx
	sfence
rcr dh,1	rcr dh,1
	lfence
sub r10, rax	sub r10, rax
	mfence
rol rbx, cl	rol rbx. cl
	nop
xor_edi.[rbp-0x57]	xor edi.[rbp-0x57]
A randomly generated sequence of instruct serialization	cions, and the same sequence but with randomized alignment, and speculation fences added.

• White-box fuzzing of hardware -> more in paper discussions

## Summary

![](_page_42_Picture_1.jpeg)

- Hardware bugs
  - Deviate from specification (errata)
  - Incorrect and vague specification
- Potential approaches to find hardware bugs
  - Manual analysis, testing
  - Fuzzing
  - Formal Verification (next lecture)

Program testing can be quite effective for showing the presence of bugs, but is hopelessly inadequate for showing their absence. - Edsger Dijkstra