More Side Channel Defenses: A Cat-and-Mouse Game

Yuheng Yang

Spring 2025

Based on slides from Prof. Mengjia Yan





Recall Spectre v2 (BTB Injection)





Branch Target Buffer (BTB)

Deployed Hardware Fixes: eIBRS

elBRS stands for Enhanced Indirect Branch Restricted Speculation => Isolate BTB entries across privilege levels.



Intel. Indirect Branch Restricted Speculation. <u>https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/technical-documentation/indirect-branch-restricted-speculation.html</u>

3

Examine the Security Property

What do we mean by isolation?



- Property #1: 🗸
 - Kernelspace indirect branches do not use branch target inserted by userspace code.
- Property #2 (non-interference): X
 - Userspace code does not interfere with Kernelspace indirect branch predictions.





Surprise 1: How Does BTB Actually Work?



- History information of previous jump • instruction, including jump sources and targets
- Why put BHB into hash?
 - E.g., System calls share a single entry point, but will jump to many handler functions

Branch History Injection



Barberis et al. Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks. USENIX'22 <u>https://www.vusec.net/projects/bhi-spectre-bhb/</u>

Surprise 2: Consequences due to Retpoline

Before retpoline	jmp *%rax
	<pre>call set_up_target (1)</pre>
After retpoline	<pre>capture_spec: (4) pause lfence jmp capture_spec</pre>
	set_up_target: mov %rax, (%rsp) (2) ret (3)

Google. Retpoline: a software construct for preventing branchtarget-injection <u>https://support.google.com/faqs/answer/7625886</u>



Summary: The Cat-and-Mouse Game



Solution to the Fight

- Goal: communicate security property achieved by hardware defenses
 - The bad example: eIBRS -> unclear what exactly "isolation" mean...
- Alternative approaches:
 - Approach 1: Show SW people all the HW implementation details



• Approach 2: define new SW-HW contracts



SW-HW Contracts for Secure Speculation





Contract #1: Make Speculation Invisible

- Idea: make speculative executed instructions' microarchitecture effects invisible by the attacker
- Examine program examples



Secure if using invisible speculation?

Do they follow constant-time programming?

Speculative Non-interference

Some notations

- *P*: a deterministic program
- *M_{pub}*: public memory and inputs
- *M_{sec}* : secret memory and inputs
- *O*: microarchitecture observation (traces)
- Property:
 - if the SW does not leak under the constant-time programming model
 - then the HW should ensure no more secrets leaked under speculation

Execute program sequentially, $\forall P, M_{pub}, M_{sec}, M'_{sec},$ monitor memory addresses. $O_{sea}(P, M_{pub}, M_{sec}) = O_{seq}(P, M_{pub}, M'_{sec})$ IF Execute program **speculatively**, THEN $O_{spec}(P, M_{pub}, M_{sec}) = O_{spec}(P, M_{pub}, M'_{sec})$ monitor memory addresses.

Is Speculative Non-interference Achieved?

We prepared 3 out-of-order processors in our Visualized Simulator



(Jupyter Notebook link: https://mybinder.org/v2/gh/yuhengy/SHD-SpectreDemo/HEAD?urlpath=%2Fdoc%2Ftree%2F2-attackProcessors.ipynb)

Defense #1: InvisiSpec



InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy; Yan et al; MICRO'18

Defense #2: GhostMinion

#1: Invisible Speculation

#2: Prioritize Older Instructions through Timestamps



GhostMinion: A Strictness-Ordered Cache System for Spectre Mitigation; Ainsworth; MICRO'21

Summary: The Cat-and-Mouse Game



More Contracts





Contract #2: Relax the Security Property

• Idea: only protect speculatively loaded data



Secure if using invisible speculation?

Secure if only protecting speculatively loaded data?

STT and NDA Designs

• Draw on the board

Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data; Jiyong Yu, Mengjia Yan, et al; MICRO, 2019 NDA: Preventing Speculative Execution Attacks at Their Source; Ofir Weisse, et al; MICRO, 2019

Understand the Property/Contract

Speculative non-interference: HW that can protect constant-time programs.



Can also be used to describe the case for protecting software sandboxing...

Summary of SW-HW Contracts

$$\forall P, M_{pub}, M_{sec}, M'_{sec}, \\ IF \quad O_{seq}(P, M_{pub}, M_{sec}) = O_{seq}(P, M_{pub}, M'_{sec}) \\ THEN \quad O_{spec}(P, M_{pub}, M_{sec}) = O_{spec}(P, M_{pub}, M'_{sec}) \\ Describe what SW needs to achieve for only the SW that satisfies the IF statement \\ Describe what Figure 1 and the second statement and the seco$$

- The payoff: we can check security properties for SW and HW independently
- Ongoing research: How to check and design according to these properties?